1 -------------------------------------------------------
6 -------------------------------------------------------
10 USE ieee.std_logic_1164.
all;
18 INIT_SEED : in (35 downto 0) := x"1fba847af"
28 data_i : in (35 downto 0);
29 data_o : out (35 downto 0);
34 END lpgbtfpga_scrambler;
39 SIGNAL scrambledData : (35 downto 0);
41 BEGIN --========#### Architecture Body ####========--
43 -- Scrambler output register
44 reg_proc:
PROCESS(clk_i)
47 IF rising_edge(clk_i) THEN
49 scrambledData <= INIT_SEED;
51 ELSIF clkEn_i = '1' THEN
52 scrambledData(35 downto 25) <= data_i(35 downto 25) xnor
53 data_i(10 downto 0) xnor
54 scrambledData(21 downto 11) xnor
55 scrambledData(10 downto 0) xnor
56 scrambledData(35 downto 25);
59 scrambledData(24 downto 0) <= data_i(24 downto 0) xnor
60 scrambledData(35 downto 11) xnor
61 scrambledData(24 downto 0);
69 data_o <= scrambledData WHEN bypass = '0' ELSE
73 --=================================================================================================--
74 --#################################################################################################--
75 --=================================================================================================--
_library_ ieeeieee
Include the IEEE VHDL standard LIBRARY.
lpgbtfpga_scrambler - 36bit Order 36 scrambler