1 -------------------------------------------------------
6 -------------------------------------------------------
10 USE ieee.std_logic_1164.
all;
21 HEADER_c : in (3 downto 0) := "1001"
25 data_i : in (35 downto 0);
26 FEC_i : in (23 downto 0);
28 data_o : out (63 downto 0);
33 END lpgbtfpga_interleaver;
43 SIGNAL interleaved_data : (63 downto 0);
45 BEGIN --========#### Architecture Body ####========--
48 interleaved_data(63 downto 24) <= HEADER_c(3) &
55 data_i(26 downto 24) &
56 data_i(17 downto 15) &
58 data_i(32 downto 30) &
59 data_i(23 downto 21) &
60 data_i(14 downto 12) &
62 data_i(29 downto 27) &
63 data_i(20 downto 18) &
68 interleaved_data(23 downto 0) <= FEC_i(23 downto 21) &
77 data_o(63) <= interleaved_data(63) WHEN bypass = '0' ELSE
80 data_o(62) <= interleaved_data(62) WHEN bypass = '0' ELSE
83 data_o(61) <= interleaved_data(61) WHEN bypass = '0' ELSE
86 data_o(60) <= interleaved_data(60) WHEN bypass = '0' ELSE
89 data_o(59) <= interleaved_data(59) WHEN bypass = '0' ELSE
92 data_o(58) <= interleaved_data(58) WHEN bypass = '0' ELSE
95 data_o(57) <= interleaved_data(57) WHEN bypass = '0' ELSE
98 data_o(56 downto 24) <= interleaved_data(56 downto 24) WHEN bypass = '0' ELSE
101 data_o(23 downto 0) <= interleaved_data(23 downto 0) WHEN bypass = '0' ELSE
105 --=================================================================================================--
106 --#################################################################################################--
107 --=================================================================================================--
lpgbtfpga_interleaver - Downlink data interleaver
_library_ ieeeieee
Include the IEEE VHDL standard LIBRARY.